

A Two-Channel Interleaved ADC With Fast-Converging Foreground Time Calibration and Comparison-Based Control Logic

Xiang Yan^{ID}, Kefan Qin^{ID}, Xinyue Zheng, Weibo Hu^{ID}, *Member, IEEE*, Wei Ma^{ID}, and Haitao Cui^{ID}

Abstract—A dual-channel interleaved analog-to-digital converter (ADC) operating at 320 MS/s is prototyped to validate a fast-converging foreground time calibration algorithm that is independent of ADC offset errors. An input polarity switching technique is introduced to eliminate the impact of sub-ADC offset mismatches during foreground time calibration. After foreground calibration, the signal-to-noise and distortion ratio (SNDR) and spurious free dynamic range (SFDR) are improved by 8.6 and 18.4 dB, respectively. In the sub-ADC design, a comparison functionality is enabled in the digital circuits to prevent metastability and expedite data conversion. The single-channel conversion rates reach 160 MS/s. The ADC is implemented via 40-nm digital CMOS technology, achieving a 52.01 dB signal-to-noise plus distortion ratio (SNDR) at near-Nyquist input while sampling at 320 MS/s. The overall power consumption is 3.65 mW, which includes an on-chip reference buffer and a clock circuit.

Index Terms—Analog-to-digital converter (ADC), foreground calibration, time-interleaved (TI) ADC, timing-skew mismatch.

I. INTRODUCTION

AS THE interface between analog and digital domains, analog-to-digital converters (ADCs) play a crucial role in various systems, particularly with the proliferation of 5G communication and integrated RF transceiver SOCs in portable devices, necessitating high-speed low-power ADCs [1], [2]. Owing to their cyclic operational mode, single-stage SAR ADCs typically require N comparisons for N -bit resolution. In CMOS technology backward than 28 nm, the sampling frequency of a single-stage single-comparator 10-bit SAR ADC is usually less than 300 MHz [3], [4], [5], [6], [7], [8].

To achieve a sampling rate higher than 300 MHz with 10-bit resolution, timing-interleaved ADC (TI-ADC) with multiple channels has been employed. Introducing parallelism into the time-interleave architecture, along with the low-power consumption characteristic of the SAR structure, enables a balanced trade-off between speed and power [9], [10], [11], [12].

Manuscript received 25 May 2024; revised 27 July 2024 and 19 August 2024; accepted 21 August 2024. Date of publication 9 September 2024; date of current version 24 October 2024. This work was supported by the Science, Technology and Innovation Commission of Shenzhen municipality under Project JCYJ20180508161601937. (Corresponding author: Haitao Cui.)

The authors are with the Institute of Photo Electronic Thin Film Devices and Technology, Nankai University, Tianjin 300071, China (e-mail: xiangyan2019536@hotmail.com; haitaocui2018536@outlook.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TVLSI.2024.3449293>.

Digital Object Identifier 10.1109/TVLSI.2024.3449293

However, the time-interleaving architecture introduces challenges such as channel mismatches [13], [14], [15], including offset, gain, and timing skew mismatches. Compared with multiple-channel ADCs, a two-channel structure offers relatively easier synchronization and better tolerance to harmonics caused by mismatches [13].

The offset and gain mismatches are independent of the input signal frequency, allowing for direct detection. Conversely, time errors tend to increase with increasing input signal frequency, significantly degrading the ADC dynamic performance [16], [17]. Various calibration methods have been proposed to address the impact of time errors, which can be categorized into foreground and background calibrations. Foreground calibration typically uses additional input signals such as ramp signals or known-frequency sine waves. This calibration offers fast convergence but is unable to track time errors during operation due to voltage and temperature variations [18], [19], [20].

Background calibration involves an additional reference channel or extensive digital computations, leading to slower convergence and significant hardware overhead [9], [10]. In [9], a slope-based time calibration algorithm employing two fully operational ADCs was used to continuously adjust a digitally controllable delay line (DCDL), and the least mean squares (LMS) algorithm was used to converge the time error within a certain range. Furthermore, a sign-equally-based calibration algorithm eliminated the need for an auxiliary ADC for time calibration using the voltage difference between adjacent channels to determine the sign of the signal slope [9]. However, this approach required many samples of a band-limited signal and a reference channel to ensure calibration accuracy. Zero-crossing-based calibration algorithms detect time errors by sensing signal zero-crossing points [23]. However, the voltage comparison cannot distinguish between the comparator offset voltage and voltage error caused by time error, necessitating the elimination of the comparator offset voltage before time calibration [18], [22].

The time calibration process often requires many sampling cycles to extract useful time errors. In applications such as RF receivers, where ADCs are frequently switched ON and OFF to reduce power consumption, ensuring sufficient margin time for time calibration convergence can be challenging. Realistic ADC input signals may prolong the time calibration process, underscoring the need for reliable, fast-converging time




Fig. 1. Sampling error due to timing skews in a TI-ADC.

calibration algorithms suited for intermittent RF transceivers. This article analyzes time mismatches between two identical clock circuits in sub-ADC channels caused by process randomness, temperature, and power supply voltage variations. A foreground time calibration algorithm using the top ADC sampling clock as an input signal is subsequently proposed. By sampling the ADC clock signal, time mismatches are translated into sampled voltage differences, facilitating foreground time correction. Moreover, this method is insensitive to the comparator offset voltage and can simultaneously detect offset and time mismatches between sub-ADC channels. To validate this method, a 10-bit, 320 MS/s dual-channel interleaved ADC is designed.

The article is organized as follows. Section II delineates the sources of the timing skew and its variation with the power supply voltage and temperature. Section III elaborates on the fast-converging foreground calibration algorithm and its implementation details. Section IV describes the circuit implementation of the TI-ADC. The experimental results are presented in Section V. Finally, Section VI summarizes this work.

II. SKEW ANALYSIS

Skew refers to the various delays observed from a single clock edge to different positions. In TI-ADC, as shown in Fig. 1, skew typically manifests as the deviation of the sampling interval of two adjacent sub-ADC channels from the ideal sampling interval. Assuming that the ADC input $V_{IN}(t)$ is a sinusoidal signal with an amplitude A_{IN} , the sampling error $e(t)$ can be expressed as [21]

$$e(t) \approx \frac{\delta V_{IN}(t)}{dt} \cdot \Delta t \quad (1)$$

$$= 2 \cdot \pi \cdot F_{IN} \cdot A_{IN} \cdot \cos(2 \cdot \pi \cdot F_{IN} \cdot t) \cdot \Delta t. \quad (2)$$

Here, Δt represents the timing skew, and F_{IN} is the input signal frequency. As the input signal frequency increases, the signal's slope becomes steeper, resulting in a larger sampling error. Consequently, the ADC's dynamic performance significantly deteriorates at higher frequencies. Static mismatches in the routing and devices of different channels cause static skew, whereas variations in the power supply voltage and temperature cause dynamic skew errors.

An inverter serves as a simplified example to elucidate how the power supply and temperature variations impact the propagation delay. As depicted in Fig. 2, the inverter charging process can be likened to the power supply V_{DD} charging the load C_L through the PMOS equivalent resistance R_p , with the NMOS acting as a turn-off switch. By simplifying the model




Fig. 2. Model of the inverter charging process.

into a first-order RC network, we obtain

$$V_{IN} = R_p C_L \frac{dV_{OUT}(t)}{dt} + V_{OUT}(t) \quad (3)$$

$$V_{OUT}(t) = (1 - e^{-\frac{t}{R_p C_L}}) V_{IN}. \quad (4)$$

By substituting $V_{OUT}(t) = (V_{DD}/2)$, $V_{IN} = V_{DD}$

$$\frac{V_{DD}}{2} = (1 - e^{-\frac{t_{pLH}}{R_p C_L}}) V_{DD} \quad (5)$$

$$t_{pLH} = R_p C_L \ln 2 \approx 0.69 R_p C_L. \quad (6)$$

We then calculate the equivalent resistance of the PMOS transistor during discharging as

$$R_p = \frac{1}{\frac{V_{DD}}{2}} \int_{\frac{V_{DD}}{2}}^{V_{DD}} \frac{V}{I_{DSAT}(1 + \lambda V)} dV \quad (7)$$

$$\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{7}{9} \lambda V_{DD} \right)$$

$$I_{DSAT} = k'_p \frac{W}{L} ((V_{DD} - V_{Tp}) V_{DSATp} - \frac{V_{DSATp}^2}{\sqrt{2}}) \quad (8)$$

where λ is the channel length modulation coefficient, k'_p is the carrier mobility product of the oxide capacitance per unit area, and V_{DSATp} is the voltage at carrier velocity saturation. Bringing (7) into (6) and ignoring channel length modulation effects, we can obtain

$$t_{pHL} = 0.69 R_p C_L = 0.69 \cdot \frac{3}{4} \frac{C_L V_{DD}}{I_{DSAT}} \quad (9)$$

$$= 0.52 \frac{C_L V_{DD}}{k'_p \frac{W}{L} V_{DSATp} \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)}$$

The skew between the two clocks can be expressed as

$$\text{skew} = t_{pHL_sub1} - t_{pHL_sub2}. \quad (10)$$

The influence of the power supply voltage and temperature on the skew are assessed below. Suppose that the temperature is fixed such that the power supply voltages of both sub-ADC channels are the same. Equation (10) can be rewritten as

$$\text{skew} = Y(V_{DD}) \cdot \left(\frac{1}{W/L_{sub1}} - \frac{1}{W/L_{sub2}} \right) \quad (11)$$

$$Y(V_{DD}) = \frac{0.52 C_L V_{DD}}{k'_p V_{DSATp} \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)}. \quad (12)$$

Skew becomes a function of V_{DD} and device size. When there are mismatches between devices, the skew will vary with changes in V_{DD} . The derivative of $Y(V_{DD})$ with respect to V_{DD} decreases as V_{DD} increases

$$\frac{dY(V_{DD})}{dV_{DD}} = \frac{0.52C_L \left(2V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)}{k'_p V_{DSATp} \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)^2}. \quad (13)$$

Suppose that the power supply voltage is fixed such that the temperatures of both sub-ADC channels are the same, and that the skew becomes a function of V_{Tp} and the device size. When there are mismatches between devices, the skew varies with changes in temperature, and (10) can be rewritten as

$$\text{skew} = Y(V_{Tp}) \cdot \left(\frac{1}{W/L_{sub1}} - \frac{1}{W/L_{sub2}} \right) \quad (14)$$

$$Y(V_{Tp}) = \frac{0.52C_L V_{DD}}{k'_p V_{DSATp} \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)}. \quad (15)$$

By calculating the derivative of $Y(V_{Tp})$ with respect to V_{Tp} , we can obtain

$$\frac{dY(V_{Tp})}{dV_{Tp}} = \frac{-0.52C_L V_{DD}}{k'_p V_{DSATp} \left(V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2} \right)^2}. \quad (16)$$

Equations (12) and (15), indicate that the skew is strongly correlated with the power supply voltage and temperature. Another observation from the comparison of (13) and (16) is that the derivative with respect to the power supply voltage is greater than that with respect to temperature.

The above analysis demonstrates the dependence of skew on the power supply voltage and temperature. If the two clock circuits are identical, they will experience the same delay with power supply and temperature variations. However, owing to device and routing mismatches, the two clock circuits exhibit slight differences, causing additional time skew.

The typical clock design implemented in 40-nm CMOS technology serves as an example to illustrate the variation in clock skew under temperature and power supply voltage variations. Simultaneously, the equation approximation based on the process parameters is compared with the simulation results to verify the reliability of the equation.

The first simulation is a Monte Carlo simulation on skew. Fig. 3 shows the results at 25 °C with V_{DD} set to 1.2 V, indicating an average skew of 35.18 fs and a standard deviation of 4.38 ps.

The second simulation illustrates the variation in skew concerning the power supply voltage in the worst cases. As depicted by the blue line with diamonds in Fig. 4, in simulations without a device mismatch, the initial skew at 1.2 V is 0 ps, fluctuating by less than 1 ps within the V_{DD} range of 1–1.4 V. In Monte Carlo simulations considering device mismatch, as shown by the red line with circles in Fig. 4, the initial skew caused by device mismatch is 12 ps. The skew changes by 10 ps when V_{DD} varies from 1 to 1.4 V. The approximate results from the equation are represented by black lines, and the simulation results are in good agreement with the approximate results of the equation. This aligns with prior theoretical analyses.




Fig. 3. Monte Carlo simulations showing the skew caused by device mismatch.




Fig. 4. Time skew versus power supply variations with/without device mismatches.

The third simulation demonstrates the variation in skew with temperature. The simulation results and equation approximation results are shown in Fig. 5. With a real device mismatch, the skew difference remains below 0.3 ps within the range of -40 °C to 125 °C, assuming that the clock circuits for the two sub-ADC channels have the same temperature. This variation is significantly less than the 2 ps required in the 320 MHz design. For a 10-bit ADC, the effective number of bits (ENOB) is typically approximately 9 bits, which means that skew-induced spurs should be below -54 dB. Based on (2), with an input frequency of 160 MHz and a skew of 2 ps, the signal-to-spur power ratio is -54 dB.

Skew is less sensitive to temperature than to the power supply voltage. In practical design, the clock circuits of the two sub-ADC channels are placed together to ensure that they have the same temperature. If the power supplies of the delay lines are regulated by a local LDO, the time skew between the clock generation circuits will remain constant. This method reduces the dynamic component of the time skew, leaving primarily the static component.

On the basis of the analysis presented above, a foreground time calibration method is proposed to address the static skew induced by technology corner variations and random process




Fig. 5. Time skew versus temperature variations with/without device mismatches.

fluctuations. To mitigate skew variation resulting from voltage fluctuations, a dedicated LDO is employed for the clock tree to ensure a stable power supply. Additionally, to minimize skew variation arising from temperature changes, the clock tree layout is consolidated in a single location.

III. FAST CONVERGENT FOREGROUND TIME CALIBRATION ALGORITHM INDEPENDENT OF OFFSET ERROR

Unlike previous skew calibration methods, the proposed approach uses a full-speed clock signal, operating at 320 MHz in the design, as an input calibration signal during the time calibration process. This ensures that the sampling instants of the two sub-ADC channels are synchronized to the falling edges of the full-speed clock signal.

A. Foreground Timing Calibration Algorithm

The primary focus of this method is to utilize a known signal as a reference for the ADC during the foreground calibration process. This approach eliminates the requirement of extra signal generation circuits or external signal sources, as it repurposes the ADC's main clock as the calibration signal. Only a few additional circuits are specifically required for the calibration. The time skew information can be extracted from the digital code of sub-ADC channels.

As illustrated in Fig. 6(a), CK represents the main clock of the TI-ADC, a 320-MHz clock signal in this design, repurposed as the input calibration signal for the sub-ADC during the calibration process. $CK1$ and $CK2$ correspond to the 160-MHz sampling clocks of the sub-ADC channels.

In Fig. 6(a), at the $CK1$ and $CK2$ falling edges, sub-ADCs sample the CK at the falling edge, respectively, and the two sub-ADC sampling points are assumed to be in the middle of CK in. Currently, the output codes of the two sub-ADC channels can be expressed as

$$DOUT_{sub1} = DOUT_{sub2} = \frac{V_{DD}}{2 * V_{REF}} * 2^N. \quad (17)$$

N is the ADC resolution. In this scenario, there is no time skew, i.e., $\Delta t = 0$, and the difference between the two sub-ADC outputs is $\Delta V = 0$.




Fig. 6. Sub-ADC channels without offset sampling the buffered clock falling edge: (a) no time skew, (b) sub-ADC₂ lags behind sub-ADC₁, and (c) sub-ADC₂ leads ahead sub-ADC₁.




Fig. 7. Sub-ADC channels without offset sampling the buffered clock rising edge: (a) no time skew, (b) sub-ADC₂ lags behind sub-ADC₁, and (c) sub-ADC₂ leads ahead sub-ADC₁.

As shown in Fig. 6(a), assuming that sub-ADC₁ still samples at the middle of CK in and that sub-ADC₂ has a time skew of $\pm \Delta t$, the output result of sub-ADC₂ can be expressed as

$$DOUT_{sub2} = \frac{V_{DD}}{2 * V_{REF}} * 2^N + (K * \Delta t)_{digi}. \quad (18)$$

K represents the voltage slope of CK in. In this way, the time skew is converted to the digital code difference $(K * \Delta t)_{digi}$, which can be used as the skew indicator for a time calibration algorithm to correct the time skew.

Unfortunately, even if there is no time skew, the offset mismatch between two sub-ADC channels will also generate the output difference. As shown in Fig. 7(b), there is no time skew, but sub-ADC₂ has an offset error $V_{off,2}$, which is directly shown as the output code difference. In Fig. 7(c), sub-ADC₂ has both time error and offset error. At this time, its output can be expressed as

$$DOUT_{sub2} = \frac{V_{DD}}{2 * V_{REF}} * 2^N + (K * \Delta t)_{digi} + (offset2)_{digi}. \quad (19)$$

The difference between the two sub-ADC output codes contains two types of errors: offset and time skew. Therefore, it cannot accurately guide time mismatch calibration.

B. Input Polarity Switching Technique

An input polarity switching technique is proposed to differentiate the output errors caused by time skew and offset mismatch. When sub-ADC₂ samples the falling edge of CK in, as shown in Fig. 8(b), the slope K of the signal is negative.

Assume that the input signal polarity can be reversed. As shown in Fig. 9(b), sub-ADC₂ samples the rising edge of CK in, and the sign of the slope K also reverses and becomes




Fig. 8. Sub-ADC channels without skew but with offset sampling the buffered clock falling edge: (a) no offset, (b) sub-ADC₂ with negative offset, and (c) sub-ADC₂ with positive offset.




Fig. 9. Sub-ADC channels without skew but with offset sampling the buffered clock rising edge: (a) no offset, (b) sub-ADC₂ with negative offset, and (c) sub-ADC₂ with positive offset.

positive. The output results of sub-ADC₂ in the original and reversed cases are expressed as

$$\text{DOUT}_{\text{sub2_rise}} = \frac{V_{\text{DD}}}{2 * V_{\text{REF}}} * 2^N + (K * \Delta t)_{\text{digi}} + (\text{offset2})_{\text{digi}} \quad (20)$$

$$\text{DOUT}_{\text{sub2_fall}} = \frac{V_{\text{DD}}}{2 * V_{\text{REF}}} * 2^N - (K * \Delta t)_{\text{digi}} + (\text{offset2})_{\text{digi}} \quad (21)$$

In the two results, the error magnitudes related to the time skew are equal, and the signs are opposite, whereas the error magnitudes related to offset are the same. Therefore, subtracting the two conversion results can eliminate the offset and only retain the skew information, while adding the two conversion results can obtain the offset information. Using the input signal polarity switching method, time skew and offset mismatch can be accurately extracted.

The simulation comparison results are shown in Fig. 10. The comparison highlights the residue skew after calibration with and without using the input polarity switching technique. The initial skew was set to 5 ps. When the input polarity switching technique is not used, as indicated by the red line, the residue skew after calibration is related to the sub-ADC's offset because the offset error mixes with the voltage error caused by the skew. Conversely, the blue line represents the residue skew after using the input polarity switching technique, showing that it remains within the minimum step size of the DCDL. This finding demonstrates that the input polarity switching technique effectively isolates the offset influence, allowing for accurate skew calibration.




Fig. 10. Residue skew after foreground calibration with the Sub-ADC offset.




Fig. 11. (a) Schematic of the ADC input connection and detailed implementation of the calibration circuit. (b) Timing diagram of the calibration and normal operations.

C. Foreground Timing Calibration Circuits

The foreground calibration circuit consists of two main parts, as shown in Fig. 11(a). One part is the delay line for compensating for time mismatches, and the other part is the auxiliary calibration circuit, which includes input polarity reversal switches (PRSW) and two sets of switches SW_{cali} and SW_{sig}.

The two sub-ADC channels are controlled by two clock signals from the delay lines. The DCDL provides a calibration range of 32 ps, approximately 1% of the sampling period. It comprises a 4-bit binary-weighted capacitor array and an 8-bit thermal code capacitor array. The binary-weighted array

TABLE I
PERFORMANCE SUMMARY AND COMPARISON

	This Work	ISCAS 21 [25]	JSSC 17 [26]	CICC 17 [27]	TCASI 22 [7]	TCASII 22 [6]	TCASI 22 [8]
Technology (nm)	40	28	65	40	40	28	40
Resolution (bit)	10	10	11	10	10	12	10
Architecture	TI-SAR	SAR-Flash	SAR	2b SAR	TI-SAR	TI-SAR	SAR
TI Channels	2	1	1	1	4	6	1
Sampling Rate (MS/s)	320	400	100	300	500	900	100
Supply Voltage (V)	1.2	0.9	1.2	1.2	1.1/0.9	1/1.2	1/1.3
Power (mW)	3.65	4.55	2.44	2.1	5.8	43	1.4
SNDR (dB)	52	45.2	57.93	53	51	52	56.3
Area (mm ²)	0.09	0.011	0.012	0.008	0.093	0.48	0.027
FoM (fJ/conv.)	34.46	74.83	37.9	19	39.8	146.6	26.2




Fig. 12. Calibration convergence of different initial skews.

addresses a broad skew range with a least significant bit (LSB) of 2 ps. The thermal code capacitor array consists of eight capacitor units, capable of filtering out jitter through repetitive tuning of delay times at a fine scale, with each step being 250 fs. As shown in Fig. 11(a) and (b), during foreground calibration, SW_{sig} switches are OFF, and SW_{cali} switches are ON, allowing the calibration signals VP_{CK} and VN_{CK} to enter the TI-ADC through the polarity-reversing switch. When $Ctrl_{prsw}$ is high, the PRSW is in positive polarity, and the sub-ADC channels alternately digitize the calibration signal 16 times. Then, the PRSW switches to negative polarity for another 16 times. This completes an iteration, updating the DCDL control word $Ctrl_{dcdl}$ via (20) and (21). The DCDL uses a 12-bit control word, necessitating 12 iteration cycles for full foreground calibration, with each cycle comprising 32 ADC conversions. As shown in Fig. 12, the simulation results demonstrate the final convergence of the foreground calibration with a skew of approximately 1% of the sampling period. This design adopts a combination of binary and thermal codes, first coarse adjustment and then fine adjustment, and because it has fewer iterations while meeting the calibration range, the calibration converges quickly. Table I shows the convergence speed of the proposed foreground cali-

bration algorithm compared with other calibration algorithms. After foreground calibration, SW_{sig} switches are turned on and SW_{cali} switches are turned off, enabling the TI-ADC to digitize input signals from the programmable gain amplifier (PGA).

D. Concerns in the Foreground Timing Calibration

As depicted in Fig. 11(a), a noteworthy consideration in the proposed foreground timing calibration is the inclusion of an additional switch, SW_{sig} , within the signal path. The variability in the ON-state resistance of the switch with signal amplitude could impact signal linearity due to the IR voltage drop, whereas the presence of parasitic capacitance may impose demands on the PGA's driving capability. In the actual analog front-end circuit, SW_{sig} is implemented as a disabled switch. During timing calibration, when the signal path must be inactive, the PGA is disabled, and its output is left floating. In operational mode, the calibration switch SW_{cali} turns off, ensuring that there are no charge injection or clock-through effects.

Throughout the foreground time calibration process, the routing of the calibration clock signal plays a crucial role in determining the accuracy of the timing calibration. However, there exists a trade-off in the routing of the calibration clock signal. While wider metal lines result in reduced routing mismatches, they also introduce greater parasitic capacitance to the substrate. This additional capacitance can slow both the calibration clock signal during timing calibration and the real input signal during the operational mode. To mitigate these effects, three metal layers are stacked to minimize parasitic resistance and mutual mismatches. Furthermore, both sides of the calibration clock signal are shielded by GND lines to minimize crosstalk.

The impact of GND shielding parasitic capacitance on the sharpness of the calibration signal edge is a concern. For the calibration algorithm to accurately determine if the sampling clock is leading or lagging, the voltage difference created by the slope multiplied by the smallest time step of the DCDL must exceed the ADC's LSB voltage. In this design, the

DCDL's minimum step size is 250 fs, and the LSB voltage is 2 mV, requiring a minimum slope of 8 V/ns. Assuming that the calibration signal edge is a ramp signal, a change from V_{SS} to V_{DD} which is 1.2 V in 150 ps is still much longer than the edge time of the calibration signal. Therefore, the calibration precision requirements are met.

Equations (20) and (21) assume identical slopes, K , for both the rise and fall edges. However, practical chips can exhibit output impedance mismatches between PMOS and NMOS transistors driving the calibration signal, leading to differing slopes for rise and fall edges. This discrepancy can cause varying voltages to be sampled by the ADC at these edges, impacting the calibration accuracy. To address this issue, larger MOS transistors are employed in this design to drive ADC sampling. These larger transistors exhibit lower output impedances, mitigating the effects of resistance mismatches and ensuring minimal variation in the rise and fall times, thereby meeting the calibration accuracy requirements.

E. Foreground Offset and Gain Calibration

Foreground calibration includes offset calibration, gain calibration, and timing calibration. Typically, timing calibration is performed after offset and gain calibrations. This sequence is preferred because the ADC offset and gain mismatches can significantly influence timing calibration, whereas the ADC time skew does not necessarily impact offset and gain calibration at low frequencies.

The offset error mainly originates from device mismatches in the comparator. To reduce the kickback issue caused by parasitic capacitance at the input of the comparator and the nonlinearity of input parasitic capacitance with common-mode variation, the size of the input transistors of the comparator is small, resulting in a large offset.

The gain of the SAR ADCs is primarily determined by the reference voltage and the ratio of the DAC capacitance to the parasitic capacitance. Typically, reference voltage generation circuits include reference voltage generation and reference voltage buffers. To reduce mutual interference between reference voltages in channels, different buffers biased by the same reference are placed near each channel. Mismatch in the buffers and threshold voltage deviation introduces gain error. The foreground calibrations for offset and gain are similar to the method in [24]. When calibrating the offset, the calibration signals V_{PCK} and V_{NCK} are simultaneously connected to the common-mode voltage. The ADC output codes are accumulated and averaged to obtain the offset information for each channel. When calibrating the gain, the calibration signal V_{PCK} is connected to V_{REFP} , V_{NCK} is connected to V_{REFN} , and a dc voltage is applied to the ADC input. The ADC output codes are accumulated and averaged and then compared with the ideal input $V_{REFP} - V_{REFN}$ to obtain gain error information. Notably, during offset calibration, mismatches exist in the input switch IR drop and the positive and negative terminal DACs, resulting in minor offset errors even after calibration. For gain calibration, it is necessary to use positive and negative dc signals separately for calibration, and then average the calibration results to ensure better calibration accuracy.




Fig. 13. Two-channel 10-bit 320MS/s TI-ADC.




Fig. 14. Comparator codedesign with a comparison latch.

Input signal polarity switching technology is very useful in gain calibration. It can eliminate the effect of the residue offset voltage on the gain calibration. In the gain calibration of a sub-ADC with an offset voltage V_{OFF} , and an input dc voltage V_{DC} is converted to a digital output equal to $(V_{DC} + V_{OFF})/V_{REF} \times A \times 2^N$. A is the sub-ADC gain. When the input voltage is switched by the polarity reversing switch in Fig. 11(a), the digital output is equal to $(-V_{DC} + V_{OFF})/V_{REF} \times A \times 2^N$. The two digital outputs of the sub-ADC are subtracted to obtain $2 V_{DC}/V_{REF} \times A \times 2^N$. The effect of the residue offset voltage on the gain calibration is removed.

IV. TWO-WAY INTERLEAVED ADC

A. Two-Way Interleaved Structure

The overall structure of the dual-channel ADC is depicted in Fig. 13, which consists of two sub-ADC channels, a clock generation block, a digital control delay line (DCDL), an offset and gain calibration module, and a time skew detection module. The sub-ADC channels have two input sources: one is the PGA output, and the other is the calibration signal V_{CAL} for detecting the timing skew. The calibration signal V_{CAL} is generated by the main 320 MHz system clock delay and is fed into the ADC after passing through the input signal polarity switch.

In the foreground calibration, the final stage of the front-end PGA is turned off. The sub-ADC performs offset calibration first, then gain calibration, and finally time skew calibration.

B. SAR ADC Comparison-Based Control Logic

Asynchronous control logic is commonly employed in high-speed SAR-ADCs because of its efficient time utilization and elimination of high-power high-speed clocks. The asynchronous digital circuit implements sequential control logic. Only the first comparison is synchronously triggered by the

end of the sampling clock to initiate the quantization process. The remaining comparison is triggered by the flag signal automatically generated from the former comparison result until all bits are generated.

In contrast to traditional asynchronous timing control logic, this design uses a dynamic latch with a comparison function in digital logic. The dynamic latch amplifies the signal when the comparator output has not reached full swing, thereby accelerating the propagation of the comparator output to the bottom plate of the capacitor. Furthermore, the additional high-gain positive feedback in the dynamic latch further reduces the probability of comparator metastability.

As shown in Fig. 14, in the prototype design, the DFFs are replaced by a comparison latch. The DAC output flows in a dynamic preamplifier, a positive feedback latch, and a comparison latch. The comparison latch takes in the comparator output and continues to amplify it. The preamplifier and the positive feedback latch are controlled by two internal signals, $Comp_clk$ and PK_i , respectively. $Comp_clk$ is the asynchronous clock signal, which originates from the Valid signal, and PK_i is from $Asyn_clk_i$ in Fig. 15.

In an N -bit ADC, a typical comparator needs to drive at least N DFFs that have a large input capacitance. In the layout, the comparator output routes a long path to connect the entire digital control logic, which causes heavy parasitic capacitance. Thus, the comparator latch output is followed by two inverters. The comparator output only enters a NAND gate to generate a Valid signal, whereas the inverters' outputs drive the comparison latches. Owing to the heavy parasitic capacitance, the falling and rising edges are normally slow. The comparison latch makes use of the differential signal, OP and ON, to speed up signal propagation and avoid metastability. Notably, the i th comparison latch is not triggered by $Asyn_clk_i$ but by $Asyn_clk_{(i-1)}$. Before the comparator latch in the current bit cycle is ready.

The proposed latch comparison has several merits. First, the comparator saves time by reducing the needed amplitude swing. Second, both comparator differential terminals are used to speed up signal propagation.

As shown in Fig. 15, the ADC completes sampling on the falling edge of the sampling clock $Samp_clk$. After a digital logic delay of t_{logic} , the falling edge of the comparator clock $Comp_clk$ is generated. Simultaneously, the falling edge of the sampling clock also generates the rising edge of the asynchronous clock $Asyn_clk_1$.

A comparison period begins at the falling edge of $Comp_clk$. After a time t_{comp} , the comparator compares the polarity of the input signal. Notably, the comparator output does not fully settle to rail-to-rail. At this point, the two signal paths are separated. As indicated by the red dotted arrows in the diagram, in one of the paths, the output $Comp_out$ of the comparator positive feedback latch is captured by a comparison latch after a time t_{latch} and is amplified to full swing. The output of the comparison latch will drive the bottom plate of the capacitor to begin settling. The time taken for the DAC settling is denoted as T_{DAC} . This path is referred to as the DAC settling path. In the other path, the comparator output first enters a NAND gate to generate a rising edge




Fig. 15. Internal signals in digital control logic.

of Valid, indicating the completion of the comparison. Then, Valid passes through a digital logic delay of t_{logic} to trigger the rising edge of $Comp_clk$ for the comparator reset. Afterward, the comparator is reset for a time t_{reset} , and both op-amps return to a high state. The comparator output subsequently passes through a time t_{nand} to generate a falling edge of Valid, indicating the completion of the comparator reset. Finally, Valid triggers the falling edge of $Comp_clk$ to start the next comparison cycle after a digital logic delay of t_{logic} . This path is referred to as the comparator control path.

A complete conversion cycle time can be expressed as

$$T_{conv_1b} = t_{comp} + t_{reset} + 2 * t_{nand} + 2 * t_{logic}. \quad (22)$$

The time used for the DAC to settle can be expressed as

$$T_{DAC} = T_{conv_1b} - t_{comp} - t_{latch}. \quad (23)$$

In typical designs, multiple DFFs are used to latch the comparator results. The comparator output may fail to be captured by DFFs because it does not settle to rail-to-rail which may cause short-circuit currents in the DFFs and potential metastability issues. Furthermore, Valid is used to drive at least N DFFs, and excessive parasitic capacitance would increase the t_{nand} time, thereby increasing the conversion period T_{conv_1b} , which is a significant waste for ADCs requiring N conversions. Additionally, in typical designs, the comparator results must be captured by DFFs before controlling the capacitor array, which further reduces the time for DAC settling, limiting the ADC conversion rate. Overall, typical designs involve a tight balance between speed, power consumption, and metastability.

In this design, the comparator's output does not need to wait for the DFFs to capture; instead, the comparison latch is enabled in advance, and the comparison function is utilized to accelerate the transmission of the comparison results to the bottom plate of the capacitor. This reduces the delay of the DAC settling path and avoids the occurrence of metastability.

V. MEASUREMENT RESULTS

The prototype of the two-way interleaved ADC is fabricated via 40-nm CMOS technology with a 1.2-V supply voltage. Fig. 16 shows a chip photograph of the proposed ADC and




Fig. 16. Chip photograph and zoomed-in layout.

a zoomed-in layout view. The design is integrated into a receiver and the interleaved ADC occupies $210 \mu\text{m} \times 230 \mu\text{m}$, including a fully on-chip offset, gain, and skew foreground calibration engine. The sub-ADC core is only $210 \mu\text{m} \times 80 \mu\text{m}$. The unit capacitance in the C-DAC is approximately 1 fF for the MOM capacitor. The reference voltage buffer, clock generation circuit, and calibration circuit are located between the two sub-ADC channels.


This design addresses inter-channel mismatch by employing various calibration methods. To demonstrate the effects of different calibrations, the calibration circuits can be separately activated through the register during testing. Both gain error and timing error are signal-dependent, and tones produced by both mismatches occur at the same frequency in the ADC output spectrum. To differentiate the effects of gain error and timing skew on the ADC, different frequency sinusoidal signals are used. With low-frequency inputs, the skew has almost no effect on the ADC performance. The ADC performances with/without gain calibration can be used to evaluate the gain calibration.

The gain mismatches must be corrected before the skew calibration. As the input signal frequency increases, the ADC performance degrades due to the skew. With a high-frequency input signal, the measurement results with/without timing calibration are compared to manifest the timing calibration.


Since the ADC is integrated into the receiver, to independently test the performance of the ADC, a MUX is connected in parallel to the ADC input, leading to two dedicated test pins. The MUX adopts 3.3 V devices to ensure the linearity of the input signal. The sine wave signal is generated by a signal source and driven into the ADC via a buffer on the test board.

Fig. 17(a) depicts the spectrum of the ADC measured at a sampling frequency of 320 MHz with an input signal of 4.87 MHz and 1.8 V_{p-p} differential sinusoidal inputs. The measured signal-to-noise and distortion ratio (SNDR) and spurious free dynamic range (SFDR) are 57.32 and 70.97 dB, respectively. At this frequency, the impact of time mismatch on the ADC is negligible. The one caused by the gain mismatch is reduced from 53.14 to 70.97 dB after the gain calibration.

Fig. 17(b) shows the ADC output spectrum with an input signal frequency equal to 156.24 MHz. Without any calibration, the measured SNDR and SFDR are 43.45 and 44.06 dB,



(a)



(b)

Fig. 17. Measured spectrum at (a) input signal frequency (F_{in}) = 2 MHz and (b) F_{in} = 159 MHz with sampling frequency (F_s) = 320 MHz.




Fig. 18. Measured SNDR and SFDR versus the F_{in} at $F_s = 320$ MS/s.

respectively. After the gain calibration, the measured SNDR and SFDR are 43.91 and 44.61 dB, respectively. The tone at the $F_s/2 - F_{in}$ frequency does not significantly improve because the interchannel time mismatch is still present. After time calibration, the SFDR improves from 44.06 to 62.52 dB, and the tones caused by mismatch are reduced below the third harmonic. The third harmonic may be caused inside one channel ADC by two factors: capacitor mismatches in C-DAC and insufficient settling during sampling. Fig. 18 shows the variations in the SNDR and SFDR with the input signal frequency. When the input signal frequency is less than 50 MHz, both the SFDR and SNDR remain relatively constant. In this range, the SFDR is limited primarily by the third harmonic caused by C-DAC capacitor mismatches in

TABLE II
CONVERGENCE SPEED COMPARISON

	ISCAS 14 [22]	JSSC 17 [28]	TCASI 20 [29]	TCASI 21 [30]	TCASI 22 [31]	TCASI 23 [32]	This work
Method type	Foreground	Foreground	Foreground	Foreground	Background	Foreground	Foreground
No. samples	320k	10k	4k	330k	110k	100*64k	0.5k
Approach	Statistic	Temporal	Spectral	Temporal	Temporal	Spectral	Temporal




Fig. 19. Measured DNL and INL.




Fig. 20. Power breakdown including reference buffers.

one sub-ADC. Starting from 50 MHz, as the input signal frequency increases, both the SFDR and SNDR gradually decrease. At this point, the dynamic performance of the ADC is limited by insufficient sampling.

Fig. 19 presents the static performance with a 4.87 MHz sine wave as the input. The maximum DNL is $-0.38/0.60$ LSB, and the INL is $-0.48/0.43$ LSB. The significant jumps in DNL may be attributed to the parasitic nature of the MSB capacitor in the C-DAC. The total ADC power consumption at a 1.2 V power supply voltage and a 320 MS/s sampling rate is 3.65 mW. As shown in Fig. 20, in the simulated power breakdown, the calibration circuit consumes only 5% during one-time calibration, two sub-ADCs consume 19%, the reference circuit consumes 55%, and the clock generation circuit and other circuits consume 2%. This design adopts an on-chip voltage follower scheme for the reference buffer, resulting in faster settling and a stable reference voltage at the expense of higher power consumption. Overall, this work has achieved a Walden FoM of 34.46-fJ/conversion step at the Nyquist frequency. In Table II, ADC performance is compared with the state-of-the-art ADCs.

VI. CONCLUSION

This article introduces a foreground calibration technique based on polarity switching of the input clock signal, achieving calibration results that are immune to offset errors and fast convergence. The tone caused by the skew is reduced from -46 to -70 dB. This design uses a dynamic latch with a comparison function in the digital circuitry to prevent metastability and expedite data conversion, achieving a single-channel conversion speed of 160 MS/s. Leveraging the introduced calibration technique and fast single-channel conversion, a 10-bit 320 MS/s ADC achieves an ENOB of 9.29 b for low-frequency input signals and 8.38 b for high-frequency input signals.

REFERENCES

- [1] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. van der Weide, "A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2821–2833, Dec. 2011.
- [2] S.-W.-M. Chen and R. W. Brodersen, "A subsampling radio architecture for ultrawideband communications," *IEEE Trans. Signal Process.*, vol. 55, no. 10, pp. 5018–5031, Oct. 2007.
- [3] J. Tsai et al., "A 0.003 mm² 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching," *IEEE J. Solid-State Circuits*, vol. 50, no. 6, pp. 1382–1398, Jun. 2015.
- [4] S. Huang, D. Basak, Y. Chen, Q. Huang, Y. Fan, and J. Yuan, "An efficient 1.4-GS/s 10-bit timing-skew-free time-interleaved SAR ADC with a centralized sampling frontend," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 32, no. 7, pp. 1195–1204, Jul. 2024.
- [5] Y. Zhao, C. Chen, and J. Yang, "A 0.55 V 10-bit 100-MS/s SAR ADC with 3.6-fJ/conversion-step in 28nm CMOS for RF receivers," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 6, pp. 1811–1815, Jun. 2021.
- [6] G. Bè et al., "A 900-MS/s SAR-based time-interleaved ADC with a fully programmable interleaving factor and on-chip scalable background calibrations," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 9, pp. 3645–3649, Sep. 2022.
- [7] C. K. Su, P. J. Hurst, and S. H. Lewis, "A time-interleaved SAR ADC with signal-background independent background timing calibration," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 2, pp. 620–633, Feb. 2022.
- [8] Y. Shen, X. Tang, X. Xin, S. Liu, Z. Zhu, and N. Sun, "A 10-bit 100-MS/s SAR ADC with always-on reference ripple cancellation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 10, pp. 3965–3975, Oct. 2022.
- [9] D. Stepanovic and B. Nikolic, "A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 971–982, Apr. 2013.
- [10] N. Le Dortz et al., "22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2014, pp. 386–388.
- [11] B.-R.-S. Sung et al., "26.4 A 21fJ/conv-step 9 ENOB 1.6GS/S 2 × time-interleaved FATI SAR ADC with background offset and timing-skew calibration in 45nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2015, pp. 464–466.

- [12] Y.-Z. Lin, C.-H. Tsai, S.-C. Tsou, and C.-H. Lu, "A 8.2-mW 10-b 1.6-GS/s $4 \times$ TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS," in *Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits)*, Jun. 2016, pp. 1–2.
- [13] N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 3, pp. 261–271, Mar. 2001.
- [14] W. Liu et al., "A 600MS/s 30mW 0.13 μ m CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization," in *IEEE Int. Solid-State Circuits Conf.-Dig. Tech. Papers*, Jul. 2009, pp. 82–83.
- [15] H.-W. Kang, H.-K. Hong, W. Kim, and S.-T. Ryu, "A time-interleaved 12-b 270-MS/s SAR ADC with virtual-timing-reference timing-skew calibration scheme," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2584–2594, Sep. 2018.
- [16] H. Wei, P. Zhang, B. Datta Sahoo, and B. Razavi, "An 8-Bit 4-GS/s 120-mW CMOS ADC," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2013, pp. 1–4.
- [17] J. Song and N. Sun, "A 10-b 600-MS/s 2-way time-interleaved SAR ADC with mean absolute deviation based background timing-skew calibration," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2018, pp. 1–4.
- [18] J. Fang et al., "A 5-GS/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 7, pp. 1673–1683, Jul. 2017.
- [19] A. T. Ramkaj, J. C. Peña Ramos, M. J. M. Pelgrom, M. S. J. Steyaert, M. Verhelst, and F. Tavernier, "A 5-GS/s 158.6-mW 9.4-ENOB passive-sampling time-interleaved three-stage pipelined-SAR ADC with analog-digital corrections in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1553–1564, Jun. 2020.
- [20] H. Jin and E. K. F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 7, pp. 603–613, Jul. 2000.
- [21] C.-Y. Lin, Y.-H. Wei, and T.-C. Lee, "27.7 A 10b 2.6GS/s time-interleaved SAR ADC with background timing-skew calibration," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 468–469.
- [22] Q. Lei, Y. Zheng, D. Zhu, and L. Siek, "A statistic based time skew calibration method for time-interleaved ADCs," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Jun. 2014, pp. 2373–2376.
- [23] C.-C. Huang, C.-Y. Wang, and J.-T. Wu, "A CMOS 6-Bit 16-GS/s time-interleaved ADC using digital background calibration techniques," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 848–858, Apr. 2011.
- [24] C.-C. Hsu et al., "An 11b 800MS/s time-interleaved ADC with digital background calibration," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2007, pp. 464–615.
- [25] Y. Kwon, B. Min, J. Lee, W. Lee, and S. Yang, "An 8.1 ENOB 10bit 400MS/s pipelined ADC using SAR and sub-ranging flash," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2021, pp. 1–5.
- [26] C.-H. Chan et al., "60-dB SNDR 100-MS/s SAR ADCs with threshold reconfigurable reference error calibration," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2576–2588, Oct. 2017.
- [27] J. Song, X. Tang, and N. Sun, "A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Austin, TX, USA, Apr. 2017, pp. 1–4.
- [28] T. Miki, T. Ozeki, and J.-I. Naka, "A 2-GS/s 8-bit time-interleaved SAR ADC for millimeter-wave pulsed radar baseband SoC," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2712–2720, Oct. 2017.
- [29] H. Niu and J. Yuan, "An efficient spur-aliasing-free spectral calibration technique in time-interleaved ADCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 7, pp. 2229–2238, Jul. 2020.
- [30] Y. A. Tavares and M. Lee, "A foreground calibration for M-channel time-interleaved analog-to-digital converters based on genetic algorithm," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 4, pp. 1444–1457, Apr. 2021.
- [31] S. Liu, L. Zhao, and S. Li, "A novel all-digital calibration method for timing mismatch in time-interleaved ADC based on modulation matrix," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 7, pp. 2955–2967, Jul. 2022.
- [32] H. Shen, A. Blaq, D. John, and B. Cardiff, "A foreground mismatch and memory harmonic distortion calibration algorithm for TIADC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 3, pp. 1110–1120, Mar. 2023.



Xiang Yan received the B.S. degree from the Shandong University of Science and Technology, Qingdao, China, in 2019. He is currently pursuing the Ph.D. degree in electrical engineering with Nankai University, Tianjin, China.

His research interests include high-speed and high-performance data converters and mixed-signal circuit design.



Kefan Qin received the B.S. degree from Hainan University, Haikou, China, in 2020. She is currently pursuing the Ph.D. degree in electrical engineering with Nankai University, Tianjin, China.

Her current research interests include SAR ADC, mixed-signal integrated circuits, and system design.



Xinyue Zheng received the B.S. degree from Dalian Maritime University, Dalian, China, in 2023. She is currently pursuing the Ph.D. degree in electrical engineering with Nankai University, Tianjin, China.

Her research interests include high-speed data converters and mixed-signal circuit design.



Weibo Hu (Member, IEEE) received the bachelor's degree from the Harbin Institute of Technology, Harbin, China, in 2005, the master's degree from Peking University, Beijing, China, in 2008, and the Ph.D. from Texas Tech University, Lubbock, TX, USA, in 2014.

He worked with the Mixed-Signal Department, Qualcomm, San Diego, CA, USA, for about four years before he got a faculty position at Nankai University, Tianjin, China, in 2017, where he is currently a Faculty at the Department of Microelectronics and Circuits and Systems (ICS). His research areas are mixed-signal integrated circuits and system design.



Wei Ma received the B.S. degree from Soochow University, Suzhou, China, in 2018, and the Ph.D. degree from Nankai University, Tianjin, China, in 2024.

His current research interests include biomedical/architectural applications of microwave/RF, wireless sensors, and integrated microwave/millimeter-wave circuits.



Haitao Cui received the B.S. and master's degrees from Nankai University, Tianjin, China, in 2020 and 2023, respectively, where he is currently pursuing the Ph.D. degree.

His current research interests include mixed-signal circuits and AFE.